Return to Article Details
An efficient reconfigurable floating point multiplier design for signal processing applications
Download
Download PDF